

Implementing MATLAB Communications Models on the HyperX 100 Core Processor



2012 Wireless Innovation Forum European
Conference on Communications Technologies
and Software Defined Radio
(SDR'12 – WinnComm – Europe)



27 - 29 June • Brussels, Belgium

John Irza

Solutions Architect

Coherent Logix, Inc.

2012-06-29



Enabling Low Power Software Defined Systems

Copyright © 2012 Coherent Logix, Incorporated. All Rights Reserved.

Photo Courtesy NASA

Agenda

- Introduction
- Is MATLAB “Deployable”?
- Algorithms to Hardware
- Deployable Targets
- HyperX Processor
- HyperX Development Tools
- Conclusions

Company Profile

Coherent Logix designs and produces low-power, high performance, C-programmable processors (HyperX™) and RF chipsets (rfX™) for the embedded systems market – enabling low-power, real-time software defined systems.



Locations

Wireless
Image / Video

Mil / Aero

High-Rel / Rad-Tol



Applications

Is MATLAB “Deployable”?

To the algorithm developer:

- “Deployable” = deployable to HW accelerators
- GPUs, server farms, super-computer facilities, etc.

To the product developer:

- “Deployable” = deployable to end-products
- GPPs, DSPs, FPGAs, ASSPs, ASICs

MATLAB can generate “C”



- *MATLAB Coder*: MATLAB → C
- *Simulink Coder*: Simulink & MATLAB Function Blocks → C

MATLAB has multi-threaded capabilities

- Limited threading but slowly increasing
- Closed solution, tied to OS/CPU

Algorithms to Hardware

- The tortured paths: design & verification
- Golden models written in MATLAB
- Tossed “over the wall”
- Re-written in C
- Re-written in HDL
- Re-writing code breaks the verification flow
- Broken flow results in:
 - Longer product development time (loss time to market)
 - Longer simulation time (less time to explore algorithms & architectures)
 - Lost competitive advantage



Writing Code for Deployable Targets

GPPs, DSPs

- Moderate development times
- Moderate speed operation





FPGAs, GPUs

- Moderate → long development times
- High to very-high speed operation




ASSPs, ASICs:

- Long development times
- High to very-high speed operation



HyperX Processor


hx3100 Architecture



- 10 x 10 matrix of DSP cores (PEs)
- Floating-point and fixed-point
- 11 x 11 memory-network fabric (DMRs)
- “C” programmable
- Very low power (2.5W total)
- 24 High speed I/O peripheral ports

121 Data Memory Routers
 8 kB data memory per DMR
 8 independent DMA Engines
 986 kB total configurable on chip memory
 Real time algorithm topology switching
 High Speed neighbor communications
 High speed cross-chip communications
 Autonomous Data Movement

100 Processor Elements
 4 kB program memory per PE
 500 MHz variable clock
 8, 16, n x 16 integer
 32 bit floating point
 50,000 MIPS, 50 GMACS 16 bit
 32 bit Floating Point, 25 GFLOPs




High Speed I/O Routers
 16 HyperIO Channels, 16 bit wide (24 ch)¹
 DDR2: 4 channels, 32 Gbps (8 ch, 64 Gbps)¹
 LVDS: 8 channels, 64 Gbps (12 ch, 96 Gbps)¹
 CMOS: 6 channels, 12 Gbps (12 ch, 24 Gbps)¹
 104 Gbps simultaneous (168 Gbps)¹
 Access to 64 Gbps off-chip memory

¹ Available on die with full bond-out
² Fundamental mathematical operation, including all data movement

What is HyperX Technology? *Low Power Processing, Redefined.*

Low Power ♦ High Performance ♦ Software Defined ♦ Scalable



Comparison

- Intel GPP: 10,000 pJ/op
- ARM: 500-1000 pJ/op
- DSP, FPGA: 200-350 pJ/op
- GPU: 3000-200 pJ/op
- ASICs: 8-20 pJ/op
- hx3100B: ~8 pJ/op

VLIW/DSP Architectural

Barriers to power:

- Multilevel cache
- Buses
- Data Path Efficiency

FPGA' Architectural

Barriers to power:

- Programmable Wire
- Fine grained parallel
- Forced distributed memory
- Timing closure

The hx3100B Processor Performance

Performance Throughput

- @ 500 MHz
- 50,000 MIPS
- 50 16-bit GMACS
- 100 8-bit GMACS
- 25 GFLOPS (32-bit)

DIE IO Bandwidth:

- 96 Gbps of LVDS IO
- 24 Gbps of CMOS IO
- 64 Gbps of DDR2 IO

General Purpose

Package IO Bandwidth:

- 64 Gbps of LVDS IO
- 12 Gbps of CMOS IO
- 32 Gbps of DDR2 IO

Performance Efficiency

- @ 500 MHz
- 64 16-bit GMAC/s/W
- 128 8-bit GMAC/s/W
- 32 GFLOP/s/W (32-bit)
- > 2.4 TOP/s/W (16-bit RISC equivalent)

Scalability
Performance
Power
Programmability™
25 mW to 2.5 W
(algorithm dependent)



(* General Purpose Use Package Shown. Die Intended To Be Packaged To Application, e.g. below.




Development Tools

Which came first?
Chicken vs. Egg



Software vs. Silicon

HyperX ISDE



HyperX Chip



VS.



HyperX software tools were developed for many years before the first chip was fabbed.

HyperX Integrated System Development Environment

Create Project File

C Program

Compile

Extract
tasks, variables, & connectivity

4D Optimization
spatial, temporal, and performance requirements

Resource Assignment

Link

Image
supports seamlessly multi-chip systems

Software Centric System View

- Task Breakdown
- Critical Path Analysis
- Trade Latency, Power, and Resources

Communication Centric System View

- Task Flow on Hardware
- Understand Software Mapped to Hardware

Energy Centric System View

- Task Power
- Understand Hardware to Power

Hardware Centric System View

- Common Debugger
- Cycle Accurate Simulator
- Hardware
- Low-Level Optimization

HyperX ANSI-C Development Flow

Original ANSI C Program

```
int buf1[8], buf2[8];

// function 1
void func1(void)
{
    ....
}

// fuction 2
void func2(void)
{
    ...
}

int main(void)
{
    // Call function 1
    func1();

    // Call function 2
    func2();
} // main()
```

ANSI C Program with MPI-API that expresses system parallelism


```
int buf1[8], buf2[8];

// function 1
void func1(void)
{
    ....
}

// fuction 2
void func2(void)
{
    ...
}

int main(void)
{
    // Task 0
    if (MPX_RANK == 0){
        // Call function 1
        func1();
        // Send to Task 1
        MPX_Send(&buf1, 8, MPX_INT, 100);
    }
    // Task 1
    if (MPX_RANK == 1){
        // Receive from Task 0
        MPX_Recv(&buf2, 8, MPX_INT, 100);
        // Call function 2
        func2();
    }
} // main()
```



Deploy Parallel Functions across the 100 cores



HyperX Simulink Development Flow

Simulink Model
with specific blocks targeted
for HyperX implementation



Deploy
Specific blocks
across the 100 cores



HyperX MATLAB Development Flow (Today)

Simulink Model
with specific blocks targeted
for HyperX implementation

Deploy
Specific blocks
across the 100 cores



“The MATLAB Function block lets you compose a MATLAB language function in a Simulink model that generates embeddable code.”

```


1 % BPSK modulation with increased bit rate
2
3 % no. of sub carrier channels
4 channel=4;
5 om=2;
6 % bits per channel
7 bits=54;
8 % total no of bits to be transmitted
9 m=224;
10 for i=1:m
11     data(i)= 2*round(rand()-1); %0 or 1
12 end
13
14 % Converting the series into parallel for the channels
15 a = reshape(data,6,bits);
16 % BPSK modulation for a single channel
17 signal = #1,i;
18 %from expand the bit stream
19 %data1=[];
20 %data2=[];
21 %data3=[];
22 %data4=[];
23 %data5=[];
24 %data6=[];
25 for i=1:length(signal)
26     for rep=1:4
27         %data1=[data1 signal(i)]; %0 or 1
28     end
29 end
    
```

MATLAB code


HyperX MATLAB Development Flow (Future)

MATLAB Model
with specific functions targeted
for HyperX implementation

Deploy
Specific blocks
across the 100 cores



```
1 % BPSK modulation with increased bit rate
2
3 % no. of sub-carrier channels
4 channelM=4;
5 cM=c;
6 % 2000 BPS channels
7 bits=54;
8 % total no. of bits to be transmitted
9 n=324;
10 for i=1:n
11     data(i)=round(rand-1); %data=0/1
12 end
13
14 % converting the series into parallel for the channel
15 a = reshape(data,c,bits);
16 % BPSK modulation for a single channel
17 signal = a(1,1);
18 %first expand the bit stream
19 exdata1=[];
20 exdata2=[];
21 exdata3=[];
22 exdata4=[];
23 exdata5=[];
24 for i=1:length(signal)
25     for rep=1:2
26         exdata1=[exdata1 signal(i)]; %okk*2000
27     end
28 end
29 end
```



Q: How do we get there?

A: MathWorks now offers “MATLAB Coder”

→ No longer “forced” to use Simulink to
generate C code from MATLAB

Conclusions

- **Is MATLAB “Deployable”?**
 - Yes, perhaps, but “C” is the *Lingua Franca*
 - YMMV (“Your mileage may vary”)
- **Challenges of Common Deployable Targets**
 - GPPs, DSPs, FPGAs, GPUs: Do not solve the “system solution”
 - ASSPs, ASICs: Cost prohibitive, long design cycles
 - Software solution is written to a specific target
- **HyperX Processor**
 - HyperX software tools make using 100 cores practical
 - C and Simulink flows support traditional and MBDF designs
- **Deploying MATLAB on the HyperX**
 - Today: Use MATLAB Function Blocks in Simulink
 - Future: Use MATLAB system models directly (no Simulink needed)

Thank you!



2012 Wireless Innovation Forum European
Conference on Communications Technologies
and Software Defined Radio
(SDR'12 – WinnComm – Europe)



27 - 29 June • Brussels, Belgium

John Irza

Solutions Architect

irza@coherentlogix.com

(781) 648-2144

Coherent Logix™
Enabling Low Power Software Defined Systems

Copyright © 2012 Coherent Logix, Incorporated. All Rights Reserved.

Photo Courtesy NASA