



2011 Wireless Innovation Forum European
Conference on Communications Technologies
and Software Defined Radio
(SDR'11 – WinnComm – Europe)



22 - 24 June • Brussels, Belgium

OQPSK COGNITIVE MODULATOR FULLY FPGA-IMPLEMENTED VIA DYNAMIC PARTIAL RECONFIGURATION AND RAPID PROTOTYPING TOOLS

Raúl Torrego

Ikerlan-IK4

ratorrego@ikerlan.es


- Introduction
 - Software Defined Radios / Cognitive Radios
 - Rapid prototyping tools and FPGA Partial Reconfiguration
- System Implementation
 - OQPSK modulator
 - Power Spectral Density estimator
 - Partial Reconfiguration and system architecture
 - Partial reconfiguration and rapid prototyping tools
 - Work algorithm
 - Test framework
- Measurements
- Conclusions and future work
- Questions

INTRODUCTION

- Requirements to be met by communication systems:
 - High data rate, heterogeneous communication standard compatibility, reliable communications, high battery life, small size, low price...
- Technological answer:
 - Software Defined Radios (Ability to change)
 - Cognitive Radios (Ability to sense)
 - Intelligent Radios (Ability to learn)

INTRODUCTION

- SDR design environment:



INTRODUCTION

- Proposed application
 - Cognitive Radios in wireless industrial communications
- Proposed implementation
 - OQPSK modulator (WirelessHART/IEEE802.11.4)
 - Channel sensing
 - Transmission in free channel


IMPLEMENTATION

- Two signal processing tasks
 - OQPSK modulator
 - Power Spectral Density estimator
- Chosen rapid prototyping tool
 - Xilinx's System Generator



IMPLEMENTATION

- OQPSK modulator implementation




Implementation (2 of 7)

- Basic characteristics:
 - 2 Mbps
 - FI: 5-10 MHz (PR implemented)
 - Output filter: 64 tap, 0.25 roll-off

IMPLEMENTATION

- PSD estimator implementation


Implementation (3 of 7)



- Basic characteristics:
 - FFT: 64 tap
 - Fs: 61.44 MHz
 - Resolution: 1 MHz

IMPLEMENTATION

- PR architecture




- Basic characteristics:
 - PR controlled by uBlaze
 - VHDL coded memory and ADC/DAC controllers.
 - ICAP internal access port
 - 2 PR implementations

IMPLEMENTATION

- FPGA partial reconfiguration and rapid prototyping tools
 - Not a standardized procedure
 - Possible but potentially dangerous
 - Necessary steps
 - ✓ Extraction of the non-reconfigurable FPGA resources (DCM, BUFG...)
 - ✓ Static and reconfigurable port concordance
 - ✓ Manage properly data exchanges


- Working Algorithm



IMPLEMENTATION

- Test framework

Implementation (7 of 7)



MEASUREMENTS

- Resource measurements

FPGA resource utilization										
	SLICES		FF		LUT		BRAM		Emb. Mults (DSP48)	
-	Available	Used	Available	Used	Available	Used	Available	Used	Available	Used
Modulator	15360	548 (4%)	30720	644 (2%)	30720	813 (3%)	192	3 (2%)	192	70 (36%)
Oscillator	15360	51 (<1%)	30720	61 (<1%)	30720	79 (<1%)	192	1 (<1%)	192	0 (0%)
PSD estimator	15360	1547 (10%)	30720	1955 (6%)	30720	2089 (7%)	192	3 (2%)	192	32 (17%)
ADC/DAC Controller	15360	169 (1%)	30720	181 (<1%)	30720	222 (<1%)	192	0 (0%)	192	0 (0%)
uBlaze system	15360	2905 (19%)	30720	2823 (9%)	30720	3718 (12%)	192	33 (17%)	192	3 (2%)
Full design	15360	5432 (35%)	30720	5679 (18%)	30720	6881 (22%)	192	40 (21%)	192	105 (55%)

- Small form factor (<35%)
- PSD estimator, main resource consumer (data processing) – 10%
- uBlaze system, main resource consumer (overall) – 19%

MEASUREMENTS

- Reconfiguration time measurements

Reconfiguration time			
	Partial bitstream size	Bitstream storage	
Reconfigurable area	-	RAM	BRAM
Whole modulator	267 KBytes	60 ms	-
Oscillator only	24 KBytes	4,5 ms	3 ms

- ICAP theoretical speed: 400 MBps
- Measured speed: 4.5 – 8 MBps
- Suboptimal ICAP implementation
- Theoretical reconfiguration times below the millisecond

CONCLUSIONS AND FUTURE WORK

- Conclusions
 - Simple application but valid as a proof-of-concept
 - Benefits: resource and power reduction, reliable communications and easy design
 - Main drawback: reconfiguration time and hand made operations
- Future work
 - Develop an optimized own ICAP
 - Develop a design methodology- reconfigurable function analysis
 - Framework appliance to a multi-standard modulator

QUESTIONS

