


IMPLEMENTATION OF A 2-FSK CONTINUOUS WAVEFORM USING A SOFTWARE DEFINED RADIO PLATFORM

Departamento de Señales, Sistemas y Radiocomunicaciones



Jesús García Lledó
Javier Bermejo Parra
Ramón García Gómez

December 2009

E. T. S. I. Telecomunicación
Universidad Politécnica de Madrid



Grupo de Tratamiento Digital de
Señales en Comunicaciones




OUTLINE

- SDR Platform Devices
 - DSP
 - FPGA
 - Data Converters
- Transmitter
 - Binary Processing
 - Digital Baseband Modulator
 - Up Conversion
- Receiver
 - Down Conversion
 - Digital Baseband Demodulator
 - Binary Processing
- Conclusions



SDR PLATFORM DEVICES (I)

SDR Platform architecture.



SDR PLATFORM DEVICES (II)

Digital Signal Processor (DSP).




- Texas Instruments
- TMS320C6416T-1000
- Fixed Point DSP
- Frequency 1 GHz
- Peak MMACS 8000
- 2 External Memory Interface (EMIF)
 - EMIF A @ 64 Bits
 - EMIF B @ 16 Bits
- HPI, McBSP Buses.
- Enhanced DMA.
- VCP (Viterbi Co-Processor)

	TMS320C6416T-1000
CPU	1 C64x
Peak MMACS	8000
Frequency(MHz)	1000
On-Chip L1/SRAM	32 KB
On-Chip L2/SRAM	1024 KB
EMIF	1 16-Bit, 1 64-Bit
External Memory Type Supported	Async SRAM, SDRAM, SBSRAM
DMA	64-Ch EDMA
PCI	1 32-Bit
HPI	1 32/16-Bit
UTOPIA	1
McBSP	3
Trace Enabled	Yes
Timers	3 32-Bit GP
Hardware Accelerators	VCP, TCP
Core Supply (Volts)	1.2 V
IO Supply (Volts)	3.3 V
Operating Temperature Range (°C)	0 to 90

SDR PLATFORM DEVICES (IV)

Digital to Analog Converter.


- Texas Instruments DAC5687.
- 16 bits dual-channel DAC.
- Sampling rate up to 500 MSPS.
- Interpolating from 2x to 8x.
- Mixer with 32-bits NCO.
- Quadrature Modulation Correction (QMC).
- Gain adjusting.
- $\text{Sinc}(x)$ correction.
- Differential Clock signal.
- Differential Output signal.
- Serial Programming Interface (SPI)



SDR PLATFORM DEVICES (V)


Analog to Digital Converter.

- Texas Instruments ADS5500.
- 14-bits pipeline single-channel ADC.
- Sampling Rate up to 125 MSPS.
- Two different data formats (straight binary and 2's complement).
- Two active edges (rising and falling).
- Differential Clock signal.
- Differential Input signal.
- Serial Programming Interface (SPI).



TRANSMITTER

Transmitter Diagram.




BINARY PROCESSING (I)

- Suitable processes for Binary Processing.
 - Source Coding
 - Encryption
 - Scrambling
 - Interleaving
 - Channel Coding
 - Block Coding
 - Convolutional Coding
 - Line Coding


BINARY PROCESSING (II)

Binary Processing in the Transmitter.

- Performed in the DSP
 - Auto-synchronized Scrambler




- Performed in the VCP of the DSP
 - Convolutional Encoder (2,1,7)
 - 2 Output bits
 - 1 Input bit
 - 7 Number of Cells in the Shift Register or Constraint Length




DIGITAL BASEBAND MODULATOR (I)

- 2-FSK Symbols in Time and Frequency domains.

$$g_0(t) = W(t) \cdot \exp\left(j \cdot \left((w_0 - w_c)t - \pi/2\right)\right)$$




$$g_1(t) = W(t) \cdot \exp\left(j \cdot \left((w_1 - w_c)t - \pi/2\right)\right)$$



Matlab Simulation

DIGITAL BASEBAND MODULATOR (II)

- Generation of 2-FSK Symbols.



UP CONVERSION (I)



Interpolator CIC.

- Equations


$$H(z) = \frac{(1 - z^{-RM})^N}{(1 - z^{-1})^N} = \left[\sum_{k=0}^{RM-1} z^{-k} \right]^N$$

$$H(z) = H_I(z) \cdot H_C(z) = \frac{(1 - z^{-RM})^N}{(1 - z^{-1})^N} = \frac{1}{(1 - z^{-1})^N} \cdot (1 - z^{-RM})^N$$

$$|H(f)| = \left[\frac{\sin(\pi M f)}{\sin(\pi f / R)} \right]^N \approx \left[RM \frac{\sin(\pi M f)}{\pi M f} \right]^N$$




- Architecture.



UP CONVERSION (II)

Interpolator CIC.

- Hardware Diagram.




UP CONVERSION (III)

Interpolator CIC.

- Precision & Datapath
 - Differentiators
 - Linear increasing
 - Integrators

$$B_{OUT} = \lceil B_{IN} + N \cdot \log_2(R) \rceil$$



- Hardware Resources in XC4VSX35-10 Xilinx FPGA Device


Device Utilization Summary		
Slices	2293 out of 15360	14%
Flip Flops	2070 out of 30720	6%
4 Input LUTs	3140 out of 30720	10%
IOBs	140 out of 448	31%
GCLKs	1 out of 32	3%

Timing Summary	
Minimum period	6.435 ns
Maximum frequency	155.412 MHz
Minimum input arrival time before clock	7.350 ns
Maximum output required time after clock	7.358 ns
Maximum combinational path delay	7.906 ns


UP CONVERSION (IV)

Interpolator CIC.

- Graphical comparison between real and theoretical results.



Matlab Simulation






Code Composer Studio graph of a real-time execution

UP CONVERSION (V)

Mixer.

- Architecture.



- Hardware Resources.


Device Utilization Summary		
Slices	167 out of 15360	1%
Flip Flops	266 out of 30720	0%
4 Input LUTs	193 out of 30720	0%
IOBs	95 out of 448	21%
FIFO16 / RAMB16	8 out of 192	4%
GCLKs	1 out of 32	3%
DSP48s	4 out of 192	2%

Timing Summary	
Minimum period	4.214 ns
Maximum frequency	237.290 MHz
Minimum input arrival time before clock	5.541 ns
Maximum output required time after clock	5.280 ns
Maximum combinational path delay	No path found


UP CONVERSION (VI)

Mixer.

- Comparison between real and theoretical results.




Matlab Simulation



Code Composer Studio graph of a real-time execution


RECEIVER

Receiver Diagram.




DOWN CONVERSION


Mixer and Decimator CIC.



Graphical comparison between real and theoretical results.



Matlab Simulation




Code Composer Studio graph of a real-time execution


DIGITAL BASEBAND DEMODULATOR (I)

Digital Baseband Demodulator.


- Goertzel Algorithm. (One filter for each frequency)



- Sliding Goertzel Algorithm.




$$S_t[K] = e^{j \frac{2\pi}{N} K} \cdot (S_{t-1}[K] + x[N] - x[0])$$




DIGITAL BASEBAND DEMODULATOR (II)

Goertzel Algorithm.

- Comparison between real and theoretical results.



Matlab Simulation




*Code Composer Studio graph of a
real -time execution*

BINARY PROCESSING (III)

Binary Processing in the Receiver.

- Performed in the DSP
- Binary Processing at the Down Channel
 - Auto-synchronized Descrambler
- Viterbi Convolutional Decoder, based on the Viterbi Coprocessor of the DSP



CONCLUSIONS

- Proposal of a design and implementation of a 2-FSK continuous waveform.
- Based on Software Defined Radio design.
- Software Defined Radio Concept: “Place data converters as close as possible to the antenna”
- Modular architecture
- Other possibilities
 - Tradeoff between complexity and hardware utilization
- Comparison between theoretical results and the real time results we achieved.