

# A Practical View on Baseband Processing Portability

T. Kempf, E. M. Witte, V. Ramakrishnan, G. Ascheid M. Adrat, M. Antweiler






Institute for Integrated Signal Processing Systems

Proceeding of the SDR 08 Technical Conference and Product Exposition. Copyright © 2008 SDR Forum. All Rights Reserved





Portability versus Efficiency

Case Study

Measurements

In-Depth Analysis: FFT kernel


Conclusion/Outlook





#### Motivation


- SDR Design
- Waveform Development



# Motivation

SDR Design

Waveform Development 





# Introduction



Portability versus Efficiency

Case Study

Measurements

In-Depth Analysis: FFT kernel

Conclusion/Outlook





#### Waveform Implementation Options

# **SDR Community View**

#### "Portable" Design

- Pure Software Solutions
- High Level Language Implementations

#### Hardware Designer's View

#### **Maximum Efficiency**

- Hardware Solution
- Add only minimum flexibility needed (e.g. ASIPs)




#### Cost Functions:


- Portability: e.g. Portability ~ 1 / Porting Effort
- Efficiency: e.g. Energy Efficiency ~ Bits / s / Watt







#### The Efficiency vs. Portability Trade-Off





# Introduction

Portability versus Efficiency



Case Study



Measurements

In-Depth Analysis: FFT kernel

Conclusion/Outlook





# Case Study: Portability vs. Efficiency

Algorithmic kernel: X	HW architecture: X	Implementation Option:
<ul> <li>Vector Operations, e.g. addition, product, etc.</li> </ul>	<ul> <li>General Purpose Processors (GPPs):</li> </ul>	■ C-code
<ul> <li>Matrix operations, e.g. transposition, etc.</li> </ul>	<ul> <li>ARM720T</li> <li>ARM926EJ-S</li> </ul>	<ul> <li>Optimized C-code (compiler directives)</li> </ul>
<ul> <li>Filter operations, e.g.</li> <li>FIR, adaptive LMS filter, etc.</li> </ul>	<ul> <li>Digital Signal Processors (DSPs):</li> <li>TI C55x</li> <li>TI C64x</li> </ul>	Assembly code
<ul> <li>Correlation operations, e.g. autocorrelation, etc.</li> </ul>	110047	
<ul> <li>FFT operations, e.g. radix-2 FFT</li> </ul>		








#### Measurement Results I: C-code implementations

#### Algorithms:

- 1. Vector Addition
- 2. Vector Product
- 3. Vector Max Value
- 4. Vector Max Index
- 5. Vector Sum Square
- 6. Matrix Multiplication
- 7. Matrix Transpose
- 8. Autocorrelation
- 9. FIR filter (generic)
- 10. Complex FIR filter
- 11. Adaptive LMS FIR filter
- 12. FFT (Radix-2)










Note: Measurements are normed to ARM720T / C-code implementation

**RWITHAACHEN** UNIVERSITY

#### Measurement Results I: C-code implementations



- 1. Vector Addition
- 2. Vector Product
- 3. Vector Max Value
- 4. Vector Max Index
- 5. Vector Sum Square
- 6. Matrix Multiplication
- 7. Matrix Transpose
- 8. Autocorrelation
- 9. FIR filter (generic)
- 10. Complex FIR filter
- 11. Adaptive LMS FIR filter
- 12. FFT (Radix-2)







Note: Measurements are normed to ARM720T / C-code implementation

**RWITHAACHEN** UNIVERSITY

Algorithms:							
1.	Vector Addition	4.	Vector Max Index	7.	Matrix Transpose	10.	Complex FIR filter
2.	Vector Product	5.	Vector Sum Square	8.	Autocorrelation	11.	Adaptive LMS FIR filter
3.	Vector Max Value	6.	Matrix Multiplication	9.	FIR filter (generic)	12.	FFT (Radix-2)



# Measurement Results III: Assembly code investigations



- 1. Hugh performance range exists from a "C-code on a DSP" to a "hand-optimized Assembly code on a DSP".
- 2. Minor C-code optimizations on basis of compiler directives can improve code generation by the compiler.
- 3. Typical assumption that: "Assembly programming can be neglected" can not be supported at least not for baseband processing.

Huge difference in execution time and efficiency forces developers to perform an in depth-analysis of this issue





# Introduction

Portability versus Efficiency



Case Study

Measurements




In-Depth Analysis: FFT kernel


Conclusion/Outlook




























# Porting Effort



- Measurement of Porting Effort is rather difficult, since development time depends heavily on developer (trainee vs. experienced developer)
  - E.g. development of an optimized FIR filter in Assembly on the ARM Cortex-R4 is reported to be approx. 20 hours [1]



[1] BDTI Inc. "Evaluating the DSP Capabilities of the Cortex-R4", InsideDSP


# Introduction

Portability versus Efficiency

Case Study

Measurements


In-Depth Analysis: FFT kernel







#### **Conclusions: Projected Effects of Optimizations**





#### Summary:

- Case study investigating portability vs. efficiency has been presented
- Three key effects have been discussed
  - HW implementation gain
  - SW implementation loss
  - Algorithmic implementation gain
- Possible optimizations to increase portability along with efficiency have been highlighted

# **Outlook:**

- Further investigation of portability versus efficiency
- Waveform Description Languages (WDLs) on basis of such standardized libraries







# **Questions?**

# Thank you

Institute for Integrated Signal Processing Systems

Proceeding of the SDR 08 Technical Conference and Product Exposition. Copyright © 2008 SDR Forum. All Rights Reserved