



A FEC Codec-Processor (ASIP) for Software Defined Radio

**SoC Hw / Sw - Co-Design Experience
and System Analysis**

SDR '04 – Technical Conference
Phoenix, Nov 15th –18th, 2004

Dr. Alfred Blaickner
Carinthia Tech Institute CTI
Email: a.blaickner@cti.ac.at



Motivation

- Software Defined Radio – Generic Implementation
 - Multi-standard requirements, Migration: Analog → Dig.
 - Re-configurable ECC for data transmission
 - Arithmetic cores for dig. Receivers & SDR
 - System modeling and design flow issues
- Real-time Prototyping of Embedded Systems
 - Hardware / Software partitioning and mapping
- R&D and Co-operation
 - EC - SoC- MOBINET (IST-2000-30094), EMS;
 - ESL- Design, HW / SW-Co-design
 - RT- Prototyping – FPGA / DSP
 - Infineon, Synopsys, DTU, ... ;




Overview

- Motivation
- Introduction
- Error Correction Coding - ECC
 - Principle and algorithms
 - ECC - processor (ASIP)
- System Modeling & Prototyping
 - Model description and bit-true design
 - System modeling - Design flow
 - Implementation platform
- Conclusion



Introduction – System on a Chip (SoC) & Software Radio (SDR)

- SoC / SDR - Issues and Constraints
- Partitioning – Mapping - Interconnect ?
 - Algorithms/Functions → HW-Architectures
 - Protocols/Ctrl. - SW → Functions/Objects
- System on a Chip Design Tradeoffs
 - Specification, Functionality ?
 - Flexibility, HW/SW- partitioning ?
 - Interaction and dependencies ?
 - Interconnection overhead ?
 - Multi-level verification ?
 - Performance / Timing ?
 - Resource estimation ?




Proceeding title? SDR 04 Technical Conference and Product Exposition. Copyright © 2004 SDR Forum. All Rights Reserved



Introduction – System on a Chip (SoC) & Software Radio (SDR)

- SoC / SDR – Issues and Constraints
 - May be Applied to Software Defined Radio Design too ...
- Hardware / Software Partitioning ?
- Mapping, Interconnect ?




Error Correction Coding - ECC

- Motivation
- Introduction
- Error Correction Coding - ECC
 - Principle and algorithms
 - ECC - processor (ASIP)
- System Modeling & Prototyping
 - Model description and bit-true design
 - System modeling - Design flow
 - Implementation platform
- Conclusion


Error Correction Coding - ECC

- Reed-Solomon – Encoding / Decoding
 - Calculated Input $S \rightarrow C(x)$, Generate polynomial for error positions $C(x)$
 - Polynomial calculations in $GF(2^m)$ supported, common RS(n, k) codes correctable
- Solutions
 - A: RS-decoder (C-Code \rightarrow SystemC-Compiler)
 - Solutions – II
 - B: Processing element / MAC and indexing polynomial calculations
 - Models : MatLab & SystemC, optimize architecture




AB 11/3/2004

7



Error Correction Coding - ECC

- Berlekamp-Massey-Algorithm
 - Calculated minimum degree polynomial to generate $F(x)$ out of syndrome $S(x)$
 - Discrepancy, $\gamma \geq 0$
 - Calculate $C_n+1(x)$ out of $C_n(x)$
 - $2b+j$: I: shift register length
 - Calculate auxiliary polynomial $B(x)$
 - $j > 2E$, check for max. number of detectable errors
- Most operations are GF-add, GF-multiply, accumulate (convolution) and variable coefficient Indexing



AB 11/3/2004


8

ECC – Processor (ASIP)

- Dedicated hardware:
 - Full logic implementation \rightarrow inflexible, gate graveyard
 - Less implementation effort and as fast as needed
- More generic solution
 - ASIP, higher implementation effort
 - Flexible - different algorithms
 - Optimizations: op-codes, architecture
- Several solutions available
 - Hardwired – fixed logic vs. general purpose DSP
 - Add HW - accelerators to software based DSP- functions
 - Add flexible data routing and switching


AB 11/3/2004

9



ECC – Processor (ASIP)

- MAC
- 2 x Accumulators
- 1 x GF-Multiply
- 1 x GF-Invert
- 2 x GF-Add
- 1 x GF-Subtract
- Compare for Zero



Proceeding of the SDR 04 Technical Conference and Product Exposition. Copyright © 2004 SDR Forum. All Rights Reserved


11

ECC – Processor (ASIP)

- Harvard Type Processing Node (PN)
 - 1 x MAC unit
 - 1 x INDEXER unit
 - 3 x RAM slices
 - Control unit with program ROM, parallel processing
 - Single cycle, two step pipeline (fetch/decode+execute)
- Pipelined
 - RAMs (3x), (inp-inter-out)
 - Pointers (2x)
 - Indexer (1x)
 - MAC-Unit (1x)


AB 11/3/2004

10



ECC – Processor (ASIP)

- MAC – Example
- $REG1=b+c+REG2$
 - sel2=1
 - sel3=2
 - op1=1
 - op4=3
 - op2=3
 - en2=1
 - Rest: 0 (zero)




AB 11/3/2004

12

ECC – Processor (ASIP)

Address - Indexer

- index registers (4x)
 - Add-op (1x)
 - Subtract-op (1x)
 - shift left/right-op (1x)



AB 11/3/2004

13

ECC – Processor (ASIP)

AB 11/3/2004

14

ECC – Processor (ASIP)

```

INDEXER: SystemC
SC_MODULE(idk)
{
    sc_in<clk> clk;
    sc_in<sc_bv<B>> > cnst;

    sc_signal<int> K, l, m, n;
    void flags();
    void store();
    SC_CTOR(idk)
    {
        SC_METHOD(flags);
        sensitive += K << cnst;
        . . .
        SC_METHOD(store);
        sensitive += pos(clk);
    }
};

#include "idk.h"
void idk::flags()
{
    if (x.read(0).to_uint()==0) zero.write('1');
    else if (x.read(0).to_uint()==1) one.write('1');
    if (x.read(0).to_uint()==cnst.read().to_uint()) eq.write('1');
    else eq.write('0');
}

void idk::store()
{
    if (id1.read(0).to_uint()==1) k.write(x.read(0).to_uint());
}

```


AB

11/3/2004

11

ECC – Processor (ASIP)

- Design Results
 - Calculates result < 100 cycles
 - Execution time independent of GF- basis
 - Resources (GE) without RAM



AB 11/3/2006

16

ECC – Processor (ASIP)

Proceeding of the SDR 04 Technical Conference and Product Exposition. Copyright © 2004 SDR Forum. All Rights Reserved

AB 11/3/2004


17

System Modeling & Prototyping

- Motivation
 - Introduction
 - Error Correction Coding - ECC
 - Principle and algorithms
 - ECC - processor (ASIP)
 - System Modeling & Prototyping
 - Model description and bit-true design
 - System modeling - Design flow
 - Implementation platform
 - Conclusion

AB 11/3/2004


18



System Modeling & Prototyping

MatLab Bit-true Processing

- Choice for data path models
- Accurate arithmetic models
- BTlib: MatLab-code-examples



```

BTlib('float2fix',-1:0.5:1,[1 1],'s',[6 0],'round')
BTlib('add',2.25,1.0,'s',[8 1 8 1],'floor')
BTlib('mul',2.25,1.0,'s',[8 1 8 1],'floor')
BTlib('shift',2.25,1,'I',[8 1 8 1],'floor')
BTlib('CheckRange',127.0,[8,2],s)

```


AB 11/3/2004

19

System Modeling & Prototyping

Design and Pre- Verification in MatLab

- Bit-true / Cycle-accurate Modeling
- Template based VHDL Code- Generation
- Synthesis to the FPGA – Platform & Post- Simulation
- Real-time Test and Verification on the Rapid - Prototyping System – ‘PASS’



AB 11/3/2004


20



System Modeling & Prototyping

Bit-true Model

- Averaging Filter
- Order 1:4




AB 11/3/2004

21

System Modeling & Prototyping

MatLab - based

C/C++ / SystemC / VHDL



AB 11/3/2004

22




Implementation Platform FPGA/DSP - based Prototyping

- DSPs used for Test- Vector Generation and Data Post-Analysis
- FPGA – DSP Connection via 40 Mbyte/s Link - Interface
- Visualization of RT-Results in Matlab / C/C++ / SysC



Proceeding of the SDR 04 Technical Conference and Product Exposition



AB 11/3/2004

23



Conclusion

Introduction – SoC & SDR

Error Correction Coding - ECC

- Principle and algorithms

ECC - processor (ASIP)

System Modeling and Prototyping

Thank you for Attention !

Copyright © 2004 SDR Forum. All Rights Reserved

AB 11/3/2004

24