


A FEC Codec-Processor (ASIP) for Software Defined Radio

**SoC Hw / Sw - Co-Design Experience
and System Analysis**

**SDR '04 – Technical Conference
Phoenix, Nov 15th –18th , 2004**

Dr. Alfred Blaickner
Carinthia Tech Institute CTI
Email: a.blaickner@cti.ac.at


TECHNION



Overview

- ↓ Motivation
- ↓ Introduction
- ↓ Error Correction Coding - ECC
 - Principle and algorithms
 - ECC - processor (ASIP)
- ↓ System Modeling & Prototyping
 - Model description and bit-true design
 - System modeling - Design flow
 - Implementation platform
- ↓ Conclusion


AB 11/3/2004 2



Motivation


- ↓ Software Defined Radio – Generic Implementation
 - Multi-standard requirements, Migration: Analog → Dig.
 - Re-configurable ECC for data transmission
 - Arithmetic cores for dig. Receivers & SDR
 - System modeling and design flow issues
- ↓ Real-time Prototyping of Embedded Systems
 - Hardware / Software partitioning and mapping
- ↓ R&D and Co-operation
 - EC - SoC- MOBINET (IST-2000-30094), EMS;
 - ESL- Design, HW / SW-Co-design
 - RT- Prototyping – FPGA / DSP
 - Infineon, Synopsys, DTU, ... ;

AB 11/3/2004 3




Introduction – System on a Chip (SoC) & Software Radio (SDR)

- ↓ SoC / SDR – Issues and Constraints
 - May be Applied to Software Defined Radio Design too ...
- ↓ Hardware / Software Partitioning ?
- ↓ Mapping, Interconnect ?




AB 11/3/2004 4




Introduction – System on a Chip (SoC) & Software Radio (SDR)

- ↓ SoC / SDR - Issues and Constraints
- ↓ Partitioning – Mapping – Interconnect ?
 - Algorithms/Functions → HW-Architectures
 - Protocols/Ctrl.- SW → Functions/Objects
- ↓ System on a Chip Design Tradeoffs
 - Specification, Functionality ?
 - Flexibility, HW/SW- partitioning ?
 - Interaction and dependencies ?
 - Interconnection overhead ?
 - Multi-level verification ?
 - Performance / Timing ?
 - Resource estimation ?



Processing on the SDR '04 Tech Conference and Product Exposition. Copyright © 2004 SDR Forum. All Rights Reserved

AB 11/3/2004 5





Error Correction Coding - ECC

- ↓ Motivation
- ↓ Introduction
- ↓ Error Correction Coding - ECC
 - Principle and algorithms
 - ECC - processor (ASIP)
- ↓ System Modeling & Prototyping
 - Model description and bit-true design
 - System modeling - Design flow
 - Implementation platform
- ↓ Conclusion

AB 11/3/2004 6


Error Correction Coding - ECC

- Reed-Solomon – Encoding / Decoding
 - Calculated input $S \rightarrow C(x)$, Generate polynomial for error positions $C(x)$
 - Polynomial calculations in $GF(2^m)$ supported, common RS(n,k) codes correctable
- Solutions
 - A: RS-decoder (C-Code \rightarrow SystemC-Compiler)
- Solutions – II
 - B: Processing element / MAC and indexing polynomial calculations
 - Models : MatLab & SystemC, optimize architecture




Error Correction Coding - ECC

- Berlekamp-Massey-Algorithm
 - Calculated minimum degree polynomial to generate $F(x)$
 - out of syndrome $S(x)$
 - Discrepancy, $\neq 0$
 - Calculate $C_{n+1}(x)$ out of $C_n(x)$
 - $2l+1$, l : shift register length
 - Calculate auxiliary polynomial $B(x)$
 - $j > 2E$, check for max. number of detectable errors
- Most operations are GF-add, GF-multiply, accumulate (convolution) and variable coefficient indexing




ECC – Processor (ASIP)

- Dedicated hardware:
 - Full logic implementation \rightarrow inflexible, gate graveyard
 - Less implementation effort and as fast as needed
- More generic solution
 - ASIP, higher implementation effort
 - Flexible - different algorithms
 - Optimizations: op-codes, architecture
- Several solutions available
 - Hardwired – fixed logic vs. general purpose DSP
 - Add HW - accelerators to software based DSP- functions
 - Add flexile data routing and switching




ECC – Processor (ASIP)

- Harvard Type Processing Node (PN)
 - 1 x MAC unit
 - 1 x INDEXER unit
 - 3 x RAM slices
 - Control unit with program ROM, parallel processing
 - Single cycle, two step pipeline (fetch/decode+execute)
- Pipelined
 - RAMs (3x), (inp-inter-out)
 - Pointers (2x)
 - Indexer (1x)
 - MAC-Unit (1x)



ECC – Processor (ASIP)


- MAC
- 2 x Accumulators
- 1 x GF-Multiply
- 1 x GF-Invert
- 2 x GF-Add
- 1 x GF-Subtract
- Compare for Zero



Proceeding of the SDR 04 Technical Conference and Product Exposition. Copyright © 2004 SDR Forum. All Rights Reserved



ECC – Processor (ASIP)

- MAC – Example
- REG1=b+c+REG2
 - sel2=1
 - sel3=2
 - op1=1
 - sel4=3
 - op2=3
 - en2=1
 - Rest: 0 (zero)



ECC – Processor (ASIP)

- **Address - Indexer**
 - index registers (4x)
 - Add-op (1x)
 - Subtract-op (1x)
 - shift left/right-op (1x)



AB 11/3/2004

13

ECC – Processor (ASIP)

```

+Alternate set:
+
+ 1 R (ready)
+1 AAAAAAAAA (jmp adr)
+1IIIIIIIIIIIIIIIIII CCCCCCCC (cnst)
+1 JJJJ (jump 0..nop/in/seq/ins/ineq/in/lnn/ing/lnng/15..*)

+Regular set:
+
+ F F
+ F m R
+ i i m m m m m m o o m
+ i s s i i i i m m m m m m s s s o d d o
+o o e e l l l l l l l l l o o e e l l l e e e e d d w w r r r
+1 p 1 1 1 d d d d d p p n n r r l 1 1 l e 2 2 e r r d d d
+t 2 1 2 1 4 3 2 1 2 1 2 1 2 1 4 3 2 1 3 b a 1 3 2 3 2 1
:00000000000000000001100001100000000000010000 003: ram3(0)=1
:0001100100000000000000000000000000011000000 004: ramptr1=m % calculate discrepancy first
:00011001100000000000000000000000000000000000 005: m=1 % n is just loop counter
:00010000000000000000000000000000000110000000000 006: ramptr3=0
:0000000000000000000011000000001100000000000000001 007: aca1=acc2=ram1(ramptr1) ramptr3++
:100110011000000010000000000000011000000000000 008: JMP(n=0) 0x0c % finished with summing up
    
```

AB 11/3/2004

14

ECC – Processor (ASIP)

```

INDEXER: SystemC
SC_MODULE(Indexer)
{
    sc_in_clk clk;
    sc_inCasc_bv<8> cnst;
    sc_signal<int> k, l, m, n;
    void flags();
    void store();
    SC_CTOR(Indexer)
    {
        SC_METHOD(flags);
        sensitive << k << cnst;
        yyy;
        SC_METHOD(store);
        sensitive_pos{clk};
    }
};

#include "Idx.h"
void Idx::flags() {
    if (k.read().to_uint()==0) zero.write('1');
    else zero.write('0');
    if (k.read().to_uint()==cnst.read().to_uint()) eq.write('1');
    else eq.write('0');
    ...
}



void Idx::store() {
    if (!d1.read().to_uint()==1) k.write(k.read().to_uint());
    ...
}
    
```

AB 11/3/2004

15

ECC – Processor (ASIP)

- **Design Results**
- **Calculates result < 100 cycles**
- **Execution time independent of GF-base**
- **Resources (GE) without RAM**



AB 11/3/2004

16

ECC – Processor (ASIP)

```

function [ResAcc0,ResAcc1] = ResAcc(C1Mem,C1Mem,C1C2,Ren1,Ren2,Sel1,Sel2,Sel3,Sel4,Qp1,Inb,Inb,Inb,Const);
global DM0lev;
persistent ResAcc0; if(isempty(ResAcc0)), ResAcc0=0; end;
%: Init constants
%:const0=0; const1=1;
%:memmem Mem0 : GF-MAC
%:M02
Sel4=Sel2; Inpb=Inb; Inpd=Inb; Inpg=Const;
[ResAcc0] = ResAcc41(Sel1,Inpb,Inpd,Inpg); M0X2
%:M03
Sel4=Sel3; Inpb=Inb; Inpd=Inb; Inpg=Inb;
[ResAcc0] = ResAcc41(Sel1,Inpb,Inpd,Inpg); M0X3
%:ldd
%:lpl=MaskFun(in,28,28);
%:com=MaskFun(in,27,24); %this is the branch handling
switch (Command)
case (0) M0P
    mode=bis2Dec('01'); %standard case, increment PC
    skip=0;
case (1) %M01E80
    if (zero=1)
        skip=1; %ignore next opcode
        mode=bis2Dec('11'); %load PC
    else
        mode=bis2Dec('01'); %standard case, increment PC
case (2) %M01D0
    if (seq=1)
    
```

AB 11/3/2004

17

System Modeling & Prototyping

- **Motivation**
- **Introduction**
- **Error Correction Coding - ECC**
 - Principle and algorithms
 - ECC - processor (ASIP)
- **System Modeling & Prototyping**
 - Model description and bit-true design
 - System modeling - Design flow
 - Implementation platform
- **Conclusion**


Proceeding of the SDR 04 Technical Conference and Product Exposition. Copyright © 2004 SDR Forum. All Rights Reserved

AB 11/3/2004

18

System Modeling & Prototyping

- MatLab Bit-true Processing
 - Choice for data path models
 - Accurate arithmetic models
 - BTlib: MatLab-code-examples




```

BTlib('float2fix', -1:0.5:1, [-1 1], 's', [6 0], 'round')
BTlib('add', 2.25, 1.0, 's', [8 1 8 1], 'floor')
BTlib('mul', 2.25, 1.0, 's', [8 1 8 1], 'floor')
BTlib('shift', 2.25, 1, 'l', [8 1 8 1], 'u', 'floor')
BTlib('CheckRange', 127.0, [8,2],s)
    
```

AB 11/3/2004 19

System Modeling & Prototyping


- Design and Pre-Verification in MatLab
- Bit-true / Cycle-accurate Modeling
- Template based VHDL Code-Generation
- Synthesis to the FPGA – Platform & Post-Simulation
- Real-time Test and Verification on the Rapid - Prototyping System – 'PASS'



AB 11/3/2004 20

System Modeling & Prototyping


- Bit-true Model
 - Averaging Filter
 - Order 1:4



AB 11/3/2004 21

System Modeling & Prototyping



- MatLab - based C/C++ / SystemC / VHDL



AB 11/3/2004 22

Implementation Platform FPGA/DSP - based Prototyping

- DSPs used for Test- Vector Generation and Data Post-Analysis
- FPGA – DSP Connection via 40 Mbyte/s Link - Interface
- Visualization of RT-Results in Matlab / C/C++ / SysC

AB 11/3/2004 23

Conclusion

- Introduction – SoC & SDR
- Error Correction Coding - ECC
 - Principle and algorithms
 - ECC - processor (ASIP)
- System Modeling and Prototyping

Thank you for Attention!

AB 11/3/2004 24